Publications :: Search

Show author

On this page you see the details of the selected author.

    Author information
    First name: Moinuddin K.
    Last name: Qureshi
    DBLP: 60/6934
    Rating: (not rated yet)
    Bookmark:

    Below you find the publications which have been written by this author.

    Show item 1 to 6 of 6  
    Select a publication
    Show Title Venue Rating Date PDF
    Conference paper
    Kevin K. Chang, Prashant J. Nair, Donghyuk Lee, Saugata Ghose, Moinuddin K. Qureshi, Onur Mutlu.
    Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM.
    2016 IEEE International Symposium on High Performance Computer Architecture, HPCA 2016, Barcelona, Spain, March 12-16, 2016 2016 (0) 2016
    Conference paper
    Moinuddin K. Qureshi, Dae-Hyun Kim, Samira Manabi Khan, Prashant J. Nair, Onur Mutlu.
    AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems.
    45th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, DSN 2015, Rio de Janeiro, Brazil, June 22-25, 2015 2015 (0) 2015
    Journal article
    M. Aater Suleman, Onur Mutlu, Moinuddin K. Qureshi, Yale N. Patt.
    Accelerating Critical Section Execution with Asymmetric Multicore Architectures.
    IEEE Micro 2010, Volume 30 (0) 2010
    Conference paper
    M. Aater Suleman, Onur Mutlu, Moinuddin K. Qureshi, Yale N. Patt.
    Accelerating critical section execution with asymmetric multi-core architectures.
    Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2009, Washington, DC, USA, March 7-11, 2009 2009 (0) 2009
    Conference paper
    Moinuddin K. Qureshi, Daniel N. Lynch, Onur Mutlu, Yale N. Patt.
    A Case for MLP-Aware Cache Replacement.
    33rd International Symposium on Computer Architecture (ISCA 2006), June 17-21, 2006, Boston, MA, USA 2006 (0) 2006
    Conference paper
    Moinuddin K. Qureshi, Onur Mutlu, Yale N. Patt.
    Microarchitecture-Based Introspection: A Technique for Transient-Fault Tolerance in Microprocessors.
    2005 International Conference on Dependable Systems and Networks (DSN 2005), 28 June - 1 July 2005, Yokohama, Japan, Proceedings 2005 (0) 2005
    Show item 1 to 6 of 6  

    Your query returned 6 matches in the database.